

Refine Search

Search Results -

Terms	Documents
hardware\$ near4 accelerat\$ and (central processor or cpu) and (byte code)and stack\$ and register\$ and (conver\$ or translat\$) near9 (stack\$ near4 register\$)	0

Database:

US Pre-Grant Publication Full-Text Database
 US Patents Full-Text Database
 US OCR Full-Text Database
 EPO Abstracts Database
 JPO Abstracts Database
 Derwent World Patents Index
 IBM Technical Disclosure Bulletins

Search:

L11

Refine Search

Recall Text

Clear

Interrupt

Search History

 DATE: Saturday, May 28, 2005 [Printable Copy](#) [Create Case](#)

Set
Name Query
 side by
 side

Hit
Count
Set
Name
result
set

DB=TDBD; PLUR=YES; OP=ADJ

L11 hardware\$ near4 accelerat\$ and (central processor or cpu) and (byte code)and stack\$ and register\$ and (conver\$ or translat\$) near9 (stack\$ near4 register\$)

0 L11

DB=DWPI; PLUR=YES; OP=ADJ

L10 hardware\$ near4 accelerat\$ and (central processor or cpu) and (byte code)and stack\$ and register\$ and (conver\$ or translat\$) near9 (stack\$ near4 register\$)

0 L10

DB=JPAB; PLUR=YES; OP=ADJ

L9 hardware\$ near4 accelerat\$ and (central processor or cpu) and (byte code)and stack\$ and register\$ and (conver\$ or translat\$) near9 (stack\$ near4 register\$)

0 L9

DB=EPAB; PLUR=YES; OP=ADJ

L8 hardware\$ near4 accelerat\$ and (central processor or cpu) and (byte code)and stack\$ and register\$ and (conver\$ or translat\$) near9 (stack\$ near4 register\$)

0 L8

DB=USOC; PLUR=YES; OP=ADJ

<u>L7</u>	hardware\$ near4 accelerat\$ and (central processor or cpu) and (byte code)and stack\$ and register\$ and (conver\$ or translat\$) near9 (stack\$ near4 register\$) <i>DB=PGPB; PLUR=YES; OP=ADJ</i>	0	<u>L7</u>
<u>L6</u>	hardware\$ near4 accelerat\$ and (central processor or cpu) and (byte code)and stack\$ and register\$ and (conver\$ or translat\$) near9 (stack\$ near4 register\$) <i>DB=USPT; PLUR=YES; OP=ADJ.</i>	4	<u>L6</u>
<u>L5</u>	L4 and l2	3	<u>L5</u>
<u>L4</u>	717/116,118,134,135,136,137,139,140148,165.ccls.	827	<u>L4</u>
<u>L3</u>	L2 and (conver\$ or translat\$) near9 (stack\$ near4 register\$)	3	<u>L3</u>
<u>L2</u>	L1 and stack\$ and register\$	20	<u>L2</u>
<u>L1</u>	hardware\$ near4 accelerat\$ and (central processor or cpu) and (byte code)	38	<u>L1</u>

END OF SEARCH HISTORY



[Subscribe](#) (Full Service) [Register](#) (Limited Service, Free) [Login](#)

Search: ☒ The ACM Digital Library ☐ The Guide

hardware accelerator and cpu and java and byte code and reig



[Feedback](#) [Report a problem](#) [Satisfaction survey](#)

Terms used

hardware accelerator and **cpu** and **java** and **byte code** and **reigester** and **stack**

Found 17,991 of 155,867

Sort results
by

relevance

[Save results to a Binder](#)

[Try an Advanced Search](#)

Display
results

expanded form

[Search Tips](#)

Try this search in [The ACM Guide](#)

☐ Open results in a new
window

Results 1 - 20 of 200

Result page: [1](#) [2](#) [3](#) [4](#) [5](#) [6](#) [7](#) [8](#) [9](#) [10](#) [next](#)

Best 200 shown

Relevance scale ☐ ☐ ☐ ☐ ☐

1 [Improving Java performance using hardware translation](#)

Ramesh Radhakrishnan, Ravi Bhargava, Lizy K. John

June 2001 **Proceedings of the 15th international conference on Supercomputing**

Full text available: pdf(254.91 KB)

Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)

State of the art Java Virtual Machines with Just-In-Time (JIT) compilers make use of advanced compiler techniques, run-time profiling and adaptive compilation to improve performance. However, these techniques for alleviating performance bottlenecks are more effective in long running workloads, such as server applications. Short running Java programs, or client workloads, spend a large fraction of their execution time in compilation instead of useful execution when run using JIT compilers. In ...

2 [Special session on reconfigurable computing: The happy marriage of architecture and application in next-generation reconfigurable systems](#)

Ingrid Verbauwhede, Patrick Schaumont

April 2004 **Proceedings of the 1st conference on Computing frontiers**

Full text available: pdf(398.28 KB)

Additional Information: [full citation](#), [abstract](#), [references](#), [index terms](#)

New applications and standards are first conceived only for functional correctness and without concerns for the target architecture. The next challenge is to map them onto an architecture. Embedding such applications in a portable, low-energy context is the art of molding it onto an energy-efficient target architecture combined with an energy efficient execution. With a reconfigurable architecture, this task becomes a two-way process where the architecture adapts to the application and vice-vers ...

Keywords: embedded, real-time systems

3 [Energy efficiency in system design: Energy savings through compression in embedded Java environments](#)

G. Chen, M. Kandemir, N. Vijaykrishnan, M. J. Irwin, W. Wolf

May 2002 **Proceedings of the tenth international symposium on Hardware/software codesign**

Full text available: pdf(621.08 KB)

Additional Information: [full citation](#), [abstract](#), [references](#), [citations](#), [index terms](#)